Design for verification. It is a set of verification methodologies in design that allows developer to create and most effectively verify designed system-on-chips for detection of errors and their elimination.
