Electronics manufacturing services in promwad

Zynq UltraScale+

Supported Xilinx Zynq UltraScale+ MPSoC


At Promwad, we specialize in SoC-based hardware development with unmatched integration opportunities to provide the highest performance and productivity.

The partnership with the leading chip design companies gives us access to the SoC's market best solutions, like Xilinx Zynq UltraScale+.

About Zynq Ultrascale+

The Zynq UltraScale+TM MPSoC family is based on the Xilinx® UltraScaleTM MPSoC architecture. This family of products integrates a feature-rich 64-bit quad-core or dual-core Arm CortexTM-A53 and dual-core Arm Cortex-R5 based processing system (PS) and Xilinx programmable logic (PL) UltraScale architecture in a single device. Also included are on-chip memory, multiport external memory interfaces, and a rich set of peripheral connectivity interfaces.

Target markets: surveillance, computer vision, 5G wireless communications, augmented reality (AR), advanced driver-assistance systems (ADAS), industrial IoT, medical imaging

xilinx zynq ultrascale+ architecture promwad

Our services

Electronic hardware design with ZynqUS+

Build hardware with ZynqUS+ modules

Linux driver development and Linux customization

Custom IP core development for ZynqUS+, high speed interfaces use

Our projects

zynqus+ networking 1G rpu cortex-r5 udp

Zynq US+ 1G ethernet

An implementation of UDP protocol with hardware Gigabit ethernet controller (GEM). The data transmitted both from PL and PS subsystems.

  • Hardware UDP offloader
  • AXI4-Stream data interfaces
  • Control driver for RPU
  • Packets routing between PL and PS using IP port

Zynq US+ 10G ethernet

A hardware implementation of UDP protocol and 10G MAC.

  • Hardware 10G UDP offloader
  • AXI4-Stream data interfaces
zynqus+ networking 10G udp
zynqus+ jesd204b linux adc dac ddr4

JESD204b data transfer to Linux

A design for high-speed ADC and DAC capturing and streaming from/to PS DDR4 memory. The subsystem runs under Linux application control.

10G TCP/IP using Linux

The design solves the problem of reliable data transfer from PL to server. Data transferred directly from PS DDR4 via TCP/IP protocol. The achieved bandwidth is 3.5Gb over a 10G interface.

zynqus+ linux 10G tcp ip ddr4

Why develop on Xilinx Zynq Ultrascale+

performance zynq ultrascale+ promwad


The solution surpasses Xilinx 700 up to 5X in performance and provides the best performance-per-watt on the market due to heterogeneous workload distribution and memory bandwidth.

productivity zynq ultrascale+ promwad


Xilinx provides a familiar environment for C/C++ developers, OS support, and quick implementation by reference design thereby increasing software and hardware development productivity.

security zynq ultrascale promwad


Xilinx Zynq Ultrascale+ has innovative ARM + FPGA architecture, extensive OS, middleware, stacks, accelerators, and IP ecosystem. The solution multiples levels of hardware and software security.

Processing System (PS)

Arm Cortex-A53 Based Application Processing Unit (APU)

  • Quad-core or dual-core

  • CPU frequency: Up to 1.5GHz

  • Extendable cache coherency

  • Armv8-A Architecture

    • 64-bit or 32-bit operating modes

    • TrustZone security

    • A64 instruction set in 64-bit mode, A32/T32 instruction set in 32-bit mode

  • NEON Advanced SIMD media-processing engine
  • Single/double precision Floating Point Unit (FPU)

  • CoreSightTM and Embedded Trace Macrocell (ETM)

  • Accelerator Coherency Port (ACP)

  • AXI Coherency Extension (ACE)

  • Power island gating for each processor core

  • Timer and Interrupts

    • Arm Generic timers support
    • Two system level triple-timer counters o One watchdog timer
    • One global system timer
  • Caches
    • 32KB Level 1, 2-way set-associative instruction cache with parity (independent for each CPU)
    • 32KB Level 1, 4-way set-associative data cache with ECC (independent for each CPU)
    • 1MB 16-way set-associative Level 2 cache with ECC (shared between the CPUs)

Dual-core Arm Cortex-R5 Based Real-Time Processing Unit (RPU)

  • CPU frequency: Up to 600MHz • Armv7-R Architecture
    • A32/T32 instruction set
  • Single/double precision Floating Point Unit (FPU)
  • CoreSightTM and Embedded Trace Macrocell (ETM)
  • Lock-step or independent operation
  • Timer and Interrupts:
    • One watchdog timer
    • Two triple-timer counters
  • Caches and Tightly Coupled Memories (TCMs)
    • 32KB Level 1, 4-way set-associative instruction and data cache with ECC (independent for each CPU)
    • 128KB TCM with ECC (independent for each CPU) that can be combined to become 256KB in lockstep mode

On-Chip Memory

  • 256KB on-chip RAM (OCM) in PS with ECC

  • Up to 36Mb on-chip RAM (UltraRAM) with ECC in PL

  • Up to 35Mb on-chip RAM (block RAM) with ECC in PL

  • Up to 11Mb on-chip RAM (distributed RAM) in PL

Arm Mali-400 Based GPU

  • Supports OpenGL ES 1.1 and 2.0

  • Supports OpenVG 1.1

  • GPU frequency: Up to 667MHz

  • Single Geometry Processor, Two Pixel Processors

  • Pixel Fill Rate: 2 Mpixels/sec/MHz

  • Triangle Rate: 0.11 Mtriangles/sec/MHz

  • 64KB L2 Cache

  • Power island gating

Platform Management Unit

  • Power gates PS peripherals, power islands, and power domains

  • Clock gates PS peripheral user firmware option


External Memory Interfaces

  • Multi-protocol dynamic memory controller
  • 32-bit or 64-bit interfaces to DDR4, DDR3, DDR3L, or LPDDR3 memories, and 32-bit interface to LPDDR4 memory
  • ECC support in 64-bit and 32-bit modes
  • Up to 32GB of address space using single or dual rank of 8-, 16-, or 32-bit-wide memories
  • Static memory interfaces
    • eMMC4.51 Managed NAND flash support o ONFI3.1 NAND flash with 24-bit ECC
    • 1-bit SPI, 2-bit SPI, 4-bit SPI (Quad-SPI), or two Quad-SPI (8-bit) serial NOR flash

8-Channel DMA Controller

  • Two DMA controllers of 8-channels each

  • Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and scatter-gather transaction support

Serial Transceivers

  • Four dedicated PS-GTR receivers and transmitters supports up to 6.0Gb/s data rates
    • Supports SGMII tri-speed Ethernet, PCI Express® Gen2, Serial-ATA (SATA), USB3.0, and DisplayPort

Dedicated I/O Peripherals and Interfaces

  • PCI Express — Compliant with PCIe® 2.1 base specification
    • Root complex and End Point configurations
    • x1, x2, and x4 at Gen1 or Gen2 rates
  • SATA Host
    • 1.5, 3.0, and 6.0Gb/s data rates as defined by SATA Specification, revision 3.1
    • Supports up to two channels
  • DisplayPort Controller
    • Up to 5.4Gb/s rate
    • Up to two TX lanes (no RX support)
  • Four 10/100/1000 tri-speed Ethernet MAC peripherals with IEEE Std 802.3 and IEEE Std 1588 revision 2.0 support
    • Scatter-gather DMA capability
    • Recognition of IEEE Std 1588 rev.2 PTP frames o GMII, RGMII, and SGMII interfaces
    • Jumbo frames
  • Two USB 3.0/2.0 Device, Host, or OTG peripherals, each supporting up to 12 endpoints
    • USB 3.0/2.0 compliant device IP core
    • Super-speed, high- speed, full-speed, and low-speed modes
    • Intel XHCI- compliant USB host
  • Two full CAN 2.0B-compliant CAN bus interfaces o CAN 2.0-A and CAN 2.0-B and ISO 118981-1 standard compliant
  • Two SD/SDIO 2.0/eMMC4.51 compliant controllers
  • Two full-duplex SPI ports with three peripheral chip selects
  • Two high-speed UARTs (up to 1Mb/s)
  • Two master and slave I2C interfaces
  • Up to 78 flexible multiplexed I/O (MIO) (up to three banks of 26 I/Os) for peripheral pin assignment
  • Up to 96 EMIOs (up to three banks of 32 I/Os) connected to the PL


  • High-bandwidth connectivity within PS and between PS and PL

  • Arm AMBA® AXI4-based

  • QoS support for latency and bandwidth control

  • Cache Coherent Interconnect (CCI)

System Memory Management

  • System Memory Management Unit (SMMU)

  • Xilinx Memory Protection Unit (XMPU)

Configuration and Security Unit

  • Boots PS and configures PL
  • Supports secure and non-secure boot modes

System Monitor in PS

  • On-chip voltage and temperature sensing


Programmable Logic (PL)

Configurable Logic Blocks (CLB)

  • Look-up tables (LUT)

  • Flip-flops

  • Cascadable adders

36Kb Block RAM

  • True dual-port

  • Up to 72 bits wide

  • Configurable as dual 18Kb


  • 288Kb dual-port

  • 72 bits wide

  • Error checking and correction

DSP Blocks

  • 27 x 18 signed multiply

  • 48-bit adder/accumulator

  • 27-bit pre-adder

Programmable I/O Blocks

  • Supports LVCMOS, LVDS, and SSTL

  • 1.0V to 3.3V I/O

  • Programmable I/O delay and SerDes

JTAG Boundary-Scan

  • IEEE Std 1149.1 Compatible Test Interface

PCI Express

  • Supports Root complex and End Point configurations
  • Supports up to Gen3 speeds
  • Up to five integrated blocks in select devices

100G Ethernet MAC/PCS

  • IEEE Std 802.3 compliant
  • CAUI-10 (10x 10.3125Gb/s) or CAUI-4 (4x 25.78125Gb/s)
  • RSFEC (IEEE Std 802.3bj) in CAUI-4 configuration
  • Up to four integrated blocks in select devices


  • Interlaken spec 1.2 compliant
  • 64/67 encoding
  • 12 x 12.5Gb/s or 6 x 25Gb/s
  • Up to four integrated blocks in select devices

Video Encoder/Decoder (VCU)

  • Available in EV devices
  • Accessible from either PS or PL
  • Simultaneous encode and decode
  • H.264 and H.265 support

System Monitor in PL

  • On-chip voltage and temperature sensing

  • 10-bit 200KSPS ADC with up to 17 external inputs

Zynq UltraScale+ MPSoCs


CG Devices

EG Devices

EV Devices


Dual-core Arm Cortex-A53

Quad-core Arm Cortex-A53

Quad-core Arm Cortex-A53


Dual-core Arm Cortex-R5

Dual-core Arm Cortex-R5

Dual-core Arm Cortex-R5







More information

The Zynq UltraScale+ MPSoCs are able to serve a wide range of applications including:

  • Automotive: Driver assistance, driver information, and infotainment
  • Wireless Communications: Support for multiple spectral bands and smart antennas
  • Wired Communications: Multiple wired communications standards and context-aware network services
  • Data Centers: Software Defined Networks (SDN), data pre-processing, and analytics
  • Smarter Vision: Evolving video-processing algorithms, object detection, and analytics
  • Connected Control/M2M: Flexible/adaptable manufacturing, factory throughput, quality, and safety

The UltraScale MPSoC architecture provides processor scalability from 32 to 64 bits with support for virtualization, the combination of soft and hard engines for real-time control, graphics/video processing, waveform and packet processing, next-generation interconnect and memory, advanced power management, and technology enhancements that deliver multi-level security, safety, and reliability. Xilinx offers a large number of soft IP for the Zynq UltraScale+ MPSoC family. Stand-alone and Linux device drivers are available for the peripherals in the PS and the PL. Xilinx’s Vivado® Design Suite, SDKTM, and PetaLinux development environments enable rapid product development for software, hardware, and systems engineers. The Arm-based PS also brings a broad range of third-party tools and IP providers in combination with Xilinx's existing PL ecosystem.

The Zynq UltraScale+ MPSoC family delivers unprecedented processing, I/O, and memory bandwidth in the form of an optimized mix of heterogeneous processing engines embedded in a next-generation, high-performance, on-chip interconnect with appropriate on-chip memory subsystems. The heterogeneous processing and programmable engines, which are optimized for different application tasks, enable the Zynq UltraScale+ MPSoCs to deliver the extensive performance and efficiency required to address next-generation smarter systems while retaining backwards compatibility with the original Zynq-7000 All Programmable SoC family. The UltraScale MPSoC architecture also incorporates multiple levels of security, increased safety, and advanced power management, which are critical requirements of next-generation smarter systems. Xilinx’s embedded UltraFastTM design methodology fully exploits the ASIC-class capabilities afforded by the UltraScale MPSoC architecture while supporting rapid system development.

The inclusion of an application processor enables high-level operating system support, e.g., Linux. Other standard operating systems used with the Cortex-A53 processor are also available for the Zynq UltraScale+ MPSoC family. The PS and the PL are on separate power domains, enabling users to power down the PL for power management if required. The processors in the PS always boot first, allowing a software centric approach for PL configuration. PL configuration is managed by software running on the CPU, so it boots similar to an ASSP.



Our tech map in FPGA

Software platforms

Xilinx Deep Neural Network (xDNN), Xilinx Alveo, Intel OpenVINO Toolkit, TensorFlow, Keras, Caffe

Tools & Languages

C++, Python, Matlab/Simulink, Verilog, VHDL, HLS, DSP, AI toolboxes

Specialized tools

Xilinx Vitis AI, Xilinx Vivado Design Suite, Intel Quartus Prime, SDAccel, SDSoC, HDL Coder

Hardware design

High-speed interfaces, DDR4, JESD204b, SI, PI, thermo modelling, video processing


Zynq, Zynq US+, RF SoC, Xilinx Versal, FPGA


AD9361, AD9371, ADRV9009, radars, Promwad AFE, antenas

Network software

DPDK, UDP 10G, TCP 10G, TAPs, L1/L2 IP cores


PCI-e, 1G, 10G, 25G/40G, 100G


Projects in hardware design


Embedded UI customization for a set-top box We've created a software framework that allows the customer to change the user interface with minimal efforts

Digital transceiver for kite surfers: design & prototyping We've helped a startup to design a digital handheld transceiver for kite surfers with a built-in MP3 player

Smart WiFi router design + ad filter & parental control We've designed working prototypes of a Smart CPE router for advertising filtering, blocking malicious content, and parental control

Broadband SDR satellite modem on Zynq Ultrascale+ We designed a hardware & software platform for a broadband software-defined radio satellite modem

Industrial switches with 10GbE and 48 ports We have designed a new product line of 1Gb/10Gbps Ethernet switches operating at an industrial temperature range (−20 to +70°C) 

Firmware and application software for WiFi speaker We developed software for a professional audio system. The speaker supports AirPlay, Spotify, Bluetooth audio streaming
Wireless stereo speaker software development

FPGA software & Linux kernel drivers for 4K frame grabber We developed a versatile framebuffer FPGA IP core and integrated PCI-e IP core into the customer’s FPGA project

Unit for communication and navigation on the railway

Railway navigation system design with GPS & GLONASS We offered the customer a hardware solution based on three modules (units) that are connected with cables

AI application for set-top box: searching and buying products from video streaming

Shoppable video: AI-based app for STB & Smart TV We've developed and installed on STBs the first AI application for searching and buying clothes directly from the video stream

Air quality monitoring system for smart cities We designed a hardware and software system with measuring devices to collect and send the data to an IoT cloud server

Jade platform for automotive infotainment systems We developed hardware & software platform for automotive display, monitoring, and diagnostics systems based on the Fujitsu Jade MB86R01

A software and hardware system for safe operations on the brain and spine, with a millimeter accuracy

Neuronavigator Promwad engineering team designed a working prototype with the support of 3D images of ultrasound / MRI / CT.

Network traffic analyzer with Bypass function
BYPASS Network Analyzer We created prototypes of a network traffic analyzer for setting in a network connection gap (BYPASS function)
a series of managed 16- and 24-port Gigabit switches based on Realtek 83xx chipset
L2 Switch with PoE support Promwad engineering team designed a custom managed L2 switches based on the Realtek 83xx chipset and Linux kernel
To design a time synchronization system that receives GPS/GLONASS signals and transmits the info on the exact time to the users

tAKT synchronization systemWe developed a time synchronization system that receives GPS/GLONASS signals and transmits the info on the exact time to the users

POS printer embedded software development
POS printer Promwad's engineering team implemented full-featured POS firmware based on embedded Linux with Buildroot system
We developed a device for measuring the concentration of glucose in human capillary blood
Irma glucometer We developed and put in production the Irma glucometer; a device for measuring the concentration of glucose in human capillary blood
TAO WellShell: software and circuit design upgrades with manufacturing support
TAO gadget for fitness Promwad's engineering team upgrade TAO’s software and PCB design to ensure a longer battery life
Development of the device for trusted session

S-Terra trusted module We have developed a custom bootable medium, which is a USB device and designed to build trusted computing modules

Develop an OTDR for optical data transmission networks

OTDR optical reflectometerBy request of the manufacturer of measuring instruments we developed a compact device characterize and locate faults in cable lines

Glucometer for smartphones We have created a mobile gauge of glucose concentration in the blood that works paired with mobile phones under iOS or Android control

Controller for traction driveWe upgraded the controller of an electric traction device for subway carriages made more than ten years ago

we finalized the firmware design for multi-channel transcoding of MPEG2-TS (transport streams) into H264 format

MPEG2/4 transcoder softwareWe finalized the firmware design for multi-channel transcoding of MPEG2-TS (transport streams) into H264 format

Bluetooth device + iOS & Android apps for Parrot We have developed a compact device for collecting data from Bluetooth sensors and transmitting them to the server
we developed a specialized Embedded Linux distribution for routers and other network devices

OpenWRT for RealtekWe developed a specialized Embedded Linux distribution for routers and adaptable web interface to manage LuCi based

VoIP broadband router design
VoIP broadband router Our engineers designed a subscriber router for providing voice over IP services in broadband networks
we created a reference design of a set-top box DVB-T/C + IPTV, which is intended for rapid platform development and launch of a series of new digital devices
IPTV+T/C hybrid set-top box We created a reference design of a set-top box with rapid platform development and launch of a series of new digital devices

Locus DVB-T STBWe have developed a digital TV set-top box (STB) with support for DVB-T (MPEG-2/4) and terrestrial digital broadcasting

Protected USB dongle with integrated browser for online banking
USB Dongle for secure session We have developed a software/hardware system for safe data transfer while working on an insecure computer terminal
Navigator with compass We have developed a prototype of a compact navigation device which brings the user back to the pre-marked location in a coordinate system
we have developed a computer for networks with a client-server architecture that transfers basic processes to a remote server

AK1100 thin clientWe have developed a new turn-key product, the AK1100 thin client based on the processor Marvell Sheeva 88F6282

5D cinema hardware and software complex at the order of a company which supplies animatronics

5D video hardware+softwareWe have developed a 5D cinema hardware and software complex at the order of a company which supplies animatronics

SmartLabs IPTV set-top box We have developed a range of IPTV set-top boxes, ensured license coverage for all the proprietary coding standards for audio and video
Smart home multimedia controller

Smart house controller (HDMI-CEC) for a Swiss company We have designed the HDMI-CEC controller to manage a home multimedia complex: cinema, tuner, VCR and other devices

we have ported Android and Linux kernel to the OMAP-3530 hardware platform by Texas Instruments

OMAP-3530 android portingWe have ported Android and Linux kernel to the OMAP-3530 hardware platform by Texas Instruments

Onboard multimedia computer

Onboard multimedia computerWe have developed a sophisticated hardware and software system for multimedia, GPS navigation, travel time calculation, control of air conditioning

The development of cinema Control Panel programm for 5D cinema
5D software for special effects By order of the animatronics supplying company we developed the CinemaControlPanel program for a 5D movie theater system
we developed a video registration device for digitalization, storage and distribution of audio and video streams on request from 4 analogue sources

JPEG2000 4-channel recorderWe developed a video registration device for storage and distribution of audio and video streams on request from 4 analogue sources

we developed a multifunction mini-server for solving a wide range of tasks in IP networks, functions as a computer or a server

IP-Plug ARM mini-serverWe have developed the multifunction mini-server for solving a wide range of tasks in IP networks, functions as a computer or a server

OBD-II vehicle data logger We have developed a portable automobile recorder for control and diagnostics of technical state ("black box" for an automobile)
Navigator for cars We have developed a car navigation device which supports GLONASS / GPS, mobile communication and data transmission

Do you need a quote for your FPGA design project?

Drop us a line about your project! We will contact you today or the next business day. All submitted information will be kept confidential.